ZS-QC v1.0

Z-Spin Quantum Architecture

From Proven Mathematics to Falsifiable Hardware Design

Kenny Kang
March 2026
Theme: ZS-QC | Paper Code: ZS-QC

Verification: 52/52 PASS | All Constants Locked from Prior Papers

TRANSLATIONAL PAPER — Bridges abstract Z-Spin theory to fabricable hardware

§0. Abstract

We present the Z-Spin Quantum Architecture — a systematic translation of the Z-Spin scalar-tensor action's proven mathematical structure into concrete, falsifiable hardware design specifications. The block Laplacian on Q = 11 has an exactly vanishing X–Y block (PROVEN, ZS-F1 v1.0), which we translate into the design axiom: parasitic coupling ‖H_XY^par‖/‖H_XZ‖ < 1%. We formulate material-independent hardware axioms requiring any implementation to provide a 3-level computational register (X), a 2-channel topologically protected mediator (Z), and a 6-channel dissipative reservoir (Y).

We identify a candidate implementation — bilayer graphene quantum dots (X), Bi_2Te_3 topological insulator (Z), C_{60}/CNT phonon reservoir (Y) — while explicitly acknowledging that these are not unique solutions derived from the action, but natural material realizations of the abstract specification. Alternative implementations (trapped-ion qutrits, photonic couplers, mechanical oscillators) are catalogued.

The paper integrates four quantum applications of Z-Spin: (i) the Inverse Riemann Engine (IRE) spectral algorithm on d = 11 qudits (ZS-QS v1.0), (ii) lattice gauge simulation on the truncated octahedron (ZS-Q4 v1.0), (iii) parameter-free decoherence time prediction τ_D/τ_Penrose = 12.49 (ZS-Q1 v1.0), and (iv) seam-witness experimental protocols (ZS-A4 v1.0). A four-track experimental roadmap (Track B: protocol validation 2026–2027; Track A: native qudit 2026–2028; Track D: IRE algorithm 2027–2028; Track C: custom chip 2028–2031) with four operational kill-switches provides falsifiable engineering milestones. Verification: 52/52 PASS, ΔBIC = 6.34.

§0.1 Position Statement

⚠️ **TRANSLATIONAL PAPER:** This paper TRANSLATES Z-Spin's proven mathematical structure into hardware design specifications. It does NOT derive specific materials from the action. Materials are CANDIDATE implementations of abstract axioms. The Z-Spin action determines the architecture's topology (which sectors exist, how they connect); material science determines the implementation (which substances realize each sector).

Analogy: Kitaev (2003) proposed fault-tolerant quantum computation by anyons — an abstract mathematical model. Microsoft's topological qubit program then identified InAs/Al nanowires as a candidate material implementation. Nobody claimed the Hamiltonian derived the nanowires. Z-Spin QC follows precisely this established pattern: abstract proven structure → candidate material realization → falsifiable engineering specifications.

Epistemic Status Legend

Status	Definition	Example
PROVEN	Mathematical theorem, independent of Z-Spin interpretation	$L_{XY} = 0$ block structure
DERIVED	Follows from Z-Spin action + prior papers, zero free parameters	$\tau_D = \hbar/(A \cdot E_{diff})$
TRANSLATED	Engineering interpretation of proven/derived result	H1: parasitic < 1%
CANDIDATE	Material realization motivated by dimensional/symmetry match	BLG as X-sector
TESTABLE	Quantitative prediction with pre-registered falsification	Track B u_seam protocol
HYPOTHESIS	Motivated conjecture requiring experimental verification	Room-temperature operation
CONJECTURAL	Framework-motivated, open mathematical gaps remain	IRE zero-correspondence
LOCKED	Value fixed from prior paper; not re-derived here	A = 35/437 from ZS-F2
VERIFIED	Independently confirmed by numerical computation	Heat kernel leakage bounds
CONSISTENT	Compatible with framework; no contradiction found	ZS-A4 u_seam protocol
STRUCTURAL INSIGHT	Exact mathematical identity; physical necessity not established	$\lvert I_h \rvert = 120 = Q^2 - 1$

§1. Locked Inputs

Zero new theoretical constants introduced. All inputs locked from prior papers. Engineering parameters (tolerances, fabrication specs) are TRANSLATED from these inputs.

Quantity	Value	Source	Status
A (geometric impedance)	35/437 = 0.080092	ZS-F2 v1.0	LOCKED
(Z, X, Y) dimensions	(2, 3, 6); Q = 11	ZS-F5 v1.0	PROVEN
G = MUB(Q)	Q + 1 = 12	ZS-F5 v1.0	PROVEN
$L_{XY} = 0$ (theory)	Exact zero in action	ZS-F1 v1.0, ZS-S1 v1.0	PROVEN
J (seam involution)	$J\lvert j\rangle = \lvert Q-1-j\rangle$	ZS-M3 v1.0	PROVEN
X-polyhedron	Trunc. octahedron (24,36,14)	ZS-F2 v1.0	DERIVED
Y-polyhedron	Trunc. icosahedron (60,90,32)	ZS-F2 v1.0	DERIVED
δ_X, δ_Y	5/19, 7/23	ZS-F2 v1.0	PROVEN
$x^* = \mathrm{Re}(z^*)$	0.4383	ZS-M1 v1.0	PROVEN
$\tau_D/\tau_{Penrose}$	1/A = 12.49	ZS-Q1 v1.0	DERIVED
IRE transfer operator	$L_s^{(P_{max})}$ on d=11	ZS-QS v1.0	CONJECTURAL

§2. Z-Spin Design Principles (From Theory)

This section summarizes the four theoretical results that constrain hardware design. All are IMPORTED from prior papers — ZS-QC adds no new theoretical content. ZS-QC's contribution is the TRANSLATION of these results into engineering specifications (§3) and candidate implementations (§4–§5).

2.1 The Block Laplacian Theorem [PROVEN]

The $(1+A\varepsilon^2)R$ coupling generates a 3-sector block Laplacian on Q = 11 (ZS-S1 v1.0 §4):

$$\mathbf{L} = \begin{pmatrix} L_{XX} & C_{XZ} & 0 \\ C_{ZX} & L_{ZZ} & C_{ZY} \\ 0 & C_{YZ} & L_{YY} \end{pmatrix} \qquad \mathbf{L_{XY} \equiv 0 \text{ [PROVEN, ZS-F1 v1.0]}}$$

The X–Y block is exactly zero in the theory. Z-mediated indirect propagation follows a 2-step path: $\|K_{XY}(t)\| \sim t^2$ (ZS-M6 v1.0 §4.5). This is not an approximation but a geometric theorem. [STATUS: PROVEN] Hardware targets this as design spec with parasitic tolerance (§3.2).

2.2 Q = 11 Register Structure [PROVEN]

Three independent necessities fix Q = 11: (1) Q prime for MUB(Q) = Q + 1 = 12 = G; (2) unique sector decomposition Q = Z + X + Y = 2 + 3 + 6; (3) connection to Y-sector polyhedron (truncated icosahedron). See ZS-F5 v1.0 for complete proof.

2.3 Parameter-Free Decoherence [DERIVED]

From the non-minimal coupling $F(\varepsilon) = 1 + A\varepsilon^2$ (ZS-Q1 v1.0 §5): $\tau_D = \hbar / (E_{diff} \cdot A)$, $\tau_D/\tau_{Penrose} = 1/A = 12.49$. This is the unique falsifiable signature distinguishing Z-Spin from Penrose–Diósi (ratio = 1) and GRW/CSL (adjustable). Hardware significance: 12.49× longer geometric coherence suppression. Full derivation in ZS-Q1 v1.0; not repeated here. [STATUS: DERIVED] Testable by nanosphere interferometry 2028–2032.

2.4 Inverse Riemann Engine (IRE) [CONJECTURAL]

ZS-QS v1.0 constructs a d = 11 transfer operator $L_s^{(P_{max})}$ from ZS-M4 v1.0's prime-injection gates W_p, with Z_2 involution J providing seam structure. Five axes of novelty: (1) spectral approach to Riemann hypothesis on quantum hardware; (2) d = 11 qudit natively from Z-Spin; (3) prime-injection gates with closed-form unitarity; (4) Z_2 sector decomposition for algorithmic speedup; (5) three distinct algorithmic pathways (Shor-compatible, QPE, variational).

UPDATE: IRE transfer operator $L_s^{(P_{max})}$ on d=11: STATUS updated to "CONJECTURAL (discrimination CONFIRMED; zero-finding OPEN)". Cohen's d is P_{max}-dependent (0.34 at P_{max}=97 to 3.47 at P_{max}=2000). Operator is a spectral DETECTOR but NOT a positional LOCATOR. Zero-correspondence (surrogate zeros ↔ Riemann zeros) is CONJECTURAL pending P1–P4 closure and $P_{max} \to \infty$ convergence study. [STATUS: CONJECTURAL] Algorithmic framework is sound; zero-correspondence requires further mathematical work.

§3. Abstract Hardware Axioms (Material-Independent)

This section formulates the hardware specification sheet derived purely from Z-Spin mathematics, independent of any material choice. Any implementation satisfying these axioms is a valid Z-Spin quantum processor.

3.1 Sector Dimensions

Any Z-Spin quantum processor must provide: X-register: dim(X) = 3. The computational subspace. Must support full SU(3) control. Z-mediator: dim(Z) = 2. All input/output to X must pass through Z. Must have Z_2 symmetry protection. Y-reservoir: dim(Y) = 6. Dissipative environment for measurement completion and thermal management. Total: Q = 11. The full Hilbert space dimension for single-cell operations.

3.2 Isolation Axiom (H1)

H1 (Sector Isolation): ‖H_XY^par‖/‖H_XZ‖ < 1%. No physical pathway may connect X directly to Y. Origin: L_XY = 0 is exact in theory. Hardware approximates this to within pre-registered tolerance. Schur complement analysis shows corrections $O(10^{-6})$ at 1% parasitic level (ZS-M6 v1.0 §4.5).

3.3 Mediation Axiom (H2)

H2 (Z-Mediated Control): All control signals, measurement readout, and error dumping must be mediated through the Z-sector. Origin: The block Laplacian structure forces X → Z → Y as the only information pathway. This is a topological constraint, not an engineering choice.

3.4 Directionality Axiom (H3)

H3 (Directional Flow): Computational data flows X ↔ Z (bidirectional). Dissipation flows Z → Y (unidirectional). No Y → X backflow. Kill-switch KS-3 (§8.4) tests this by detuning Z and probing for Y → X coupling.

3.5 Error Budget from Z-Mediation

Error Source	Suppression Mechanism	Estimated Level	Status
X–Y parasitic crosstalk	H1: physical isolation	< 1% (design target)	TRANSLATED
Z-mediated phase noise	$\Gamma = 2A(\Delta E/\hbar)^2$	Geometric suppression	DERIVED (ZS-Q1 v1.0)
Indirect X–Y leakage	2-step path: $\sim t^2$, $O(\kappa^2)$	~0.73%	DERIVED
Gate over-rotation	Z-attenuation (~8%)	Calibratable	TRANSLATED
Leakage (qubit embedding)	J-parity post-selection	P(detect) = 5p/11	DERIVED (ZS-QS v1.0)

[STATUS: TRANSLATED] These axioms define the abstract specification. §4–§5 provide one concrete material realization.

§4. Candidate Implementation: BLG/TI/CNT Heterostructure

FRAMING: The materials below are CANDIDATES motivated by dimensional and symmetry matching, not unique solutions derived from the Z-Spin action. Alternative implementations exist for every sector (§4.5).

4.1 Architecture Overview

Layer	Sector	Material	Dimension	Role	Status
3 (Top)	X	BLG quantum dot	3-level qutrit	Computational register	CANDIDATE
2 (Mid)	Z	Bi_2Te_3 TI	2-channel mediator	Topological seam	CANDIDATE
1 (Bot)	Y	C_{60}/CNT	6-channel reservoir	Phonon bath	CANDIDATE

Key constraint: No physical pathway connects Layer 3 directly to Layer 1 (Axiom H1).

4.2 Layer 3 — X-Sector: BLG Valley-Spin Qutrit

Why BLG? (Motivation, not derivation) — Bilayer graphene quantum dots provide a natural 3-level system from valley-spin degrees of freedom. The explicit energy spectrum:

Level	State	Role
$\|0\rangle$	$\|K\uparrow\rangle$	Ground state
$\|1\rangle$	$\|K'\uparrow\rangle$	Kramers partner
$\|2\rangle$	$\|K\downarrow\rangle$	Highest computational level

Experimental basis: ETH Zürich valley $T_1 > 500$ ms (Nat. Phys. 2024); Kramers $T_1 = 38$ s (Nat. Nanotech. 2025). These are among the longest coherence times in any solid-state platform. Transition frequencies: $\Delta E(0\to1) \approx 1.2$ meV (valley flip), $\Delta E(1\to2) \approx 0.6$ meV (spin flip), $\Delta E(0\to2) \approx 1.8$ meV (spin-valley, 2-photon Raman). All three transitions generate full SU(3) control. [STATUS: CANDIDATE] Any 3-level system with long T_1 satisfies Axiom §3.1.

4.3 Layer 2 — Z-Sector: TI 2-Channel Mediator

Why Bi_2Te_3? (Functional analogy, not category equivalence)

Theory (Z-Spin)	Hardware (TI)	Connection type
dim(Z) = 2	Two surface states	Functional match
Z_2 seam parity ($J^2=I$)	Z_2 invariant $\nu_0=1$	Symmetry analogy
Z-mediated coupling	Surface tunneling t_TB	Functional match
Bulk isolation	Bandgap ~170 meV	Functional match

⚠️ **HONESTY NOTE:** The Z_2 topological invariant ν_0 of the TI is NOT the same Z_2 as the Z-Spin seam involution J. They are FUNCTIONALLY ANALOGOUS: both provide 2-channel structure protected by a discrete symmetry. The physical mechanisms are different. [STATUS: CANDIDATE] The TI transfer function depends on material properties (thickness, Fermi level, temperature), not on polyhedral

geometry. The ~8% attenuation range remains a reasonable engineering target for signal-to-noise optimization.

4.4 Layer 1 — Y-Sector: C_{60}/CNT Phonon Reservoir

C_{60} fullerene provides 174 vibrational modes decomposed under I_h symmetry. Six reservoir channels matching dim(Y) = 6:

Channel	Symmetry	Frequencies (cm^{-1})	Activity
3 modes	T_1u (triply degen.)	~527, 577, 1183	IR-active
3 modes	T_2g (triply degen.)	~710, 774, 1099	Raman-active
Total: 6	= dim(Y)	500–1200 range	Broadband

CNT peapod: thermal conductivity > 3,000 W/m·K, chemical stability, rich phonon spectrum. The structural identity |I_h| = 120 = $Q^2 - 1$ is demoted to Appendix A (structural insight, physical necessity not established). [STATUS: CANDIDATE] Any 6-channel dissipative bath satisfies Axiom §3.1.

4.5 Alternative Implementations

Z-Spin does NOT require BLG/TI/CNT. The abstract axioms (§3) can be satisfied by multiple platforms:

Sector	Primary candidate	Alternative 1	Alternative 2	Alternative 3
X (dim=3)	BLG valley-spin QD	Trapped-ion qutrit ($^{137}Ba^+$)	Transmon qutrit	NV center (m_s = 0,±1)
Z (dim=2)	Bi_2Te_3 TI	Photonic beam-splitter	Mechanical resonator	Superconducting coupler
Y (dim=6)	C_{60}/CNT phonon bath	6 SC resonators	Phononic crystal	Optical cavity array

The BLG/TI/CNT combination is preferred for Track C (§7.4) due to: (i) solid-state integration in single heterostructure, (ii) topological protection of Z-layer, (iii) exceptional thermal conductivity of CNT. However, Track A (§7.2) and Track D (§7.3) use trapped-ion and superconducting platforms respectively — demonstrating platform independence.

4.6 Effective Device Hamiltonian H_TDC [TRANSLATED]

For the BLG/TI/CNT candidate: H_TDC = H_X + H_Z + H_Y + H_XZ + H_ZY + H_XY^parasitic

H_X (BLG 3-level): Σ_{i=0}^{2} E_i |i⟩⟨i| with $E_0 = 0$, $E_1 = 1.2$ meV, $E_2 = 1.8$ meV

H_Z (TI 2-channel): Σ_α ε_α c†_α c_α + t_TB(c†_top c_bot + h.c.)

H_Y (C_{60} reservoir): Σ_{k=1}^{6} ℏω_k a†_k a_k (6 phonon modes T_1u + T_2g)

H_XZ: Tunneling between BLG and TI surface states. H_ZY: Phonon-assisted coupling between TI and C_{60}. H_XY^par: Parasitic direct coupling. Design target: ‖H_XY^par‖/‖H_XZ‖ < 1% (KS-1). [STATUS: TRANSLATED] Abstract block structure from ZS-S1 v1.0; material terms are empirical input.

4.7 Fabrication Process

Step	Process	Material	Purpose
1	CVD/MBE	Si/SiO_2 + CNT	Y-sector base
2	Thermal evap.	C_{60} thin film	Y-sector completion
3	MBE (VdW)	Bi_2Te_3, 5–10 QL	Z-seam
4	E-beam litho	Z-seam patterning	Impedance control
5	Transfer + hBN	Bilayer graphene	X-sector
6	E-beam + metal	Au/Ti gates	QD + valley control

Known issue (L5): Bi_2Te_3 bulk carrier problem. Mitigation: Sn doping, Bi_2Te_2Se alternative.

§5. Gate Operations, Measurement, and Reset

5.1 Single-Qutrit Gates: SU(3) via Z-Mediation

Method 1 — Microwave drive through Z-seam: External pulses target Z only. The Z-seam transmits with ~8% attenuation (engineering target), driving X-sector transitions. Three transition frequencies generate full SU(3).

Method 2 — CPW coupled to Z-seam: Coplanar waveguide resonator coupled to Z-seam, implementing ‘data mode + coupler mode’ co-design separation.

Both methods enforce Axiom H2: drive signals never directly reach X.

NOTE: Earlier internal versions stated ‘attenuation A = 35/437’. This specific value applies to the gravitational coupling in the Z-Spin action, not to the hardware transfer function. The ~8% attenuation is an engineering design target for optimal signal-to-noise. The geometric impedance A = 35/437 and the material-dependent transfer function T(ω) are independent quantities.

5.2 Measurement: Z-Mediated Projective Readout

CPTP channel $\Lambda(\rho_X) = \Sigma_z K_z \rho_X K_z^\dagger$ (ZS-Q1 v1.0 §3): (1) Readout pulse to Z-seam. (2) Z entangles with X as pointer. (3) Measure Z (2 outcomes). (4) Energy dumped to Y via L_{ZY}. (5) Born rule $p(x) = Tr(P_x \Lambda(\rho_X))$ automatically satisfied. Seam witness u_{seam}: Basis-invariant ($\in [0, 2]$, PROVEN ZS-Q1 v1.0 §5.3). Primary experimental endpoint (ZS-A4 v1.0 §3).

5.3 Error Budget

Error Source	Mitigation	Suppression	Status
Parasitic X–Y	$H_{XY}^{par}/H_{XZ} < 1\%$	Design target	KS-1
Z-mediated phase noise	$\Gamma = 2A(\Delta E/\hbar)^2$	Geometric	DERIVED
Indirect leakage	2-step: $\sim t^2$, $O(\kappa^2)$	~0.73%	DERIVED
Valley relaxation	Kramers pair protection	$T_1 \sim 38$ s	Experimental

Gate over-rotation	Z-attenuation (~8%)	Calibratable	TRANSLATED
Leakage (4-qubit embed)	J-parity post-selection	P(detect) = 5p/11	DERIVED

§6. Multi-Cell Scaling via Incidence Matrix

6.1 Incidence Matrix as Circuit Topology

The incidence matrix B encodes the wiring topology of a multi-cell QPU. The graph Laplacian $L = B \cdot B^T$ reproduces the Z-Spin block structure if and only if no edge connects an X-node directly to a Y-node. This is a topological constraint on chip layout, verified across 1000 random valid topologies.

6.2 Two-Qutrit Entangling Gates

For cells A, B: (1) Couple Z_A to Z_B via bus resonator. (2) Gate pulse on Z_A–Z_B junction. (3) X_A, X_B entangled through Z-mediators. (4) Noise dumps to Y_A, Y_B independently. L_XY = 0 maintained cell-by-cell.

Edge Type	Allowed?	Physical Realization
X–Z (within cell)	✅	BLG–TI interface tunneling
Z–Y (within cell)	✅	TI–CNT phonon coupling
X–Y (ANY)	❌	Axiom H1 violation
Z–Z (between cells)	✅	Inter-cell Z-seam bus
X–X (via Z bridge)	✅	Two-qutrit entangling gate

Scaling preserves L_XY = 0 because the incidence matrix constraint is enforced locally at each cell. No global coordination required — the topology is compositional.

§7. Four-Track Experimental Roadmap

7.1 Track Overview

Track	Hardware	Timeline	Goal	Prerequisite
B (Fast Kill)	IBM Eagle / Google Willow	2026–2027	Protocol survival: u_seam, L_XY=0 emulation	None
A (Native Qudit)	Trapped-ion qudits	2026–2028	Q=11 structure: MUB tomography, J-parity	None
D (IRE)	4-qubit + ancilla (IBM/Google)	2027–2028	IRE surrogate zeros, spectral discrimination	Track B survival
C (Custom Chip)	BLG-QD / Bi_2Te_3 / CNT	2028–2031	Full hardware: coherence, kill-switches	Tracks A + B + D survive

7.2 Track A: Native Q = 11 Qudit

Encode Q = 11 natively in trapped-ion qudit ($^{137}Ba^+$ provides 11+ magnetic sublevels). MUB tomography: verify MUB(11) = 12 complete set. J-parity post-selection: implement $J|j\rangle = |10-j\rangle$ and verify even/odd

sector decomposition. β-function convergence on 72-qubit truncated octahedron lattice (ZS-Q4 v1.0). [STATUS: TESTABLE] Hardware available 2026.

7.3 Track D: IRE Spectral Algorithm [3-Phase Plan]

TRACK D RESTRUCTURING RATIONALE: Two critical findings necessitate restructuring: (1) KS-4 LEAKAGE CRISIS: 4-qubit embedding of d=11 creates 5 leakage states. At 25 primes (550 CNOT), p_leak > 90%. (2) DUAL STRUCTURE: The Q=11 operator is a spectral DETECTOR (Cohen's d ↑ with P_max) but NOT a positional LOCATOR (MAD ≈ 2.0 at all P_max). Track D is therefore redefined as an evaluation-mode discrimination experiment.

From ZS-QS v1.0: implement the Inverse Riemann Engine on 4-qubit register (d = 16, embedding d = 11 with leakage monitoring):

Step 1: Encode prime-injection gates W_p (p = 2, 3, 5, ..., 97) as 4-qubit unitaries. Circuit depth ≤ 11 phases/prime, ≤ 88 CNOT per prime (ZS-QS v1.0 §7).

Step 2: Construct transfer operator L_s = (1/π(P_max)) Σ_p W_p / p^s for s on critical line.

Step 3: Measure |det(I − L_s)|² at surrogate zero heights vs midpoints.

Step 4: Compute Cohen's d for spectral discrimination. ZS-M4 v1.0 prediction: d ≥ 2.44 (ZS-QS v1.0: self-computed d = 1.04 at P_max = 97). Key milestone: If Cohen's d > 0.5 on real quantum hardware, IRE's spectral structure survives noise — first quantum implementation of Z-Spin transfer operator.

[STATUS: CONJECTURAL/TESTABLE] Algorithm is well-defined; zero-correspondence is open.

Phase 1 (2027): Proof of Concept — IBM Heron / Google Willow. Hardware: 4-qubit register (d=16 embedding d=11). Primes: 3 (p = 2, 3, 5), P_max = 5. Circuit: 66 CNOT per evaluation + DRAG pulses + Dynamical Decoupling. Expected p_leak: ~2.0% (IBM Heron) — ABOVE KS-4 threshold. Milestone: demonstrate |D^(P_max)(s)|² measurement on real QPU. Cohen's d target: any d > 0 (proof of signal).

Phase 2 (2028): Scaling Study — Google Willow / IBM Flamingo. Primes: 5 (p = 2, 3, 5, 7, 11), P_max = 11. Circuit: 110 CNOT + DRAG + DD + Probabilistic Error Cancellation (PEC). PEC sampling overhead: $\gamma^2 \approx 9\times$ (manageable). Cohen's d target: > 0.5. Milestone: statistically significant discrimination ($p < 0.05$ permutation test).

Phase 3 (2029+): Native d=11 Qudit — IonQ / Quantinuum. PREREQUISITE: Track A validates d=11 qudit operations (2027–2028). Hardware: Native d=11 in $^{137}Ba^+$ or $^{171}Yb^+$ trapped ion. Each W_p = single diagonal phase gate (gate depth 1 per prime!). Full 25 primes: 25 gates total (vs 550 CNOT on qubit hardware). Zero leakage subspace — KS-4 PASS by construction. Cohen's d target: > 2.0.

HONESTY NOTE: Phase 1 and Phase 2 do NOT meet KS-4 (p_leak < 1%). They are explicitly framed as feasibility studies. Only Phase 3 (native qudit) can achieve KS-4 PASS.

7.3.1 Track D Leakage Budget

KS-4 requirements are phase-dependent: Phase 1 (3 primes): KS-4 is NOT applied. Feasibility study only. Phase 2 (5 primes): $p_{leak} < 5\%$ with DRAG+DD (marginal). Phase 3 (native qudit): $p_{leak} < 1\%$ (inherently satisfied — no leakage subspace). [STATUS: TRANSLATED] KS-4 protocol well-defined; trigger thresholds are phase-dependent engineering specifications.

7.4 Track B: Rapid Protocol Validation

Protocol from ZS-A4 v1.0 §5.3. Encode Z-Spin block structure on 4 qubits with: (E1) $u_{seam} = 0$ primary endpoint, TOST equivalence within ROPE. (E2) Decoupling proxy Δ_2 secondary endpoint. Five negative controls NC1–NC5 mandatory. Statistical decision: Holm–Bonferroni co-primary control. [STATUS: TESTABLE] Hardware available 2026.

7.5 Track C: Custom BLG-TI-CNT Chip

Prerequisite: Tracks A, B, AND D must survive. If any fails, Track C is not pursued. Fabricate BLG-QD / Bi_2Te_3 / CNT heterostructure per §4.7. Test all 4 kill-switches (§8). Measure decoherence: compare with $\tau_D = \hbar/(A \cdot E_{diff})$. If $T > 4$ K operation observed, this is a bonus (HYPOTHESIS, not prediction). [STATUS: CANDIDATE] Contingent on survival of all prior tracks.

§8. Operational Kill-Switch Gates

Four kill-switches provide falsifiable engineering gates. Any single failure triggers architectural rejection.

KS-1 (S-Parameter Cross-Talk): (1) Broadband probe on Y. (2) Measure S_{31} at X. (3) Z ON/OFF comparison. (4) $g_{XY} = |S_{31}(\text{Z-OFF})|/|S_{31}(\text{Z-ON})|$. PASS: $g_{XY} < 0.01$. FAIL: immediate design rejection.

KS-2 (Seam Witness): Measure u_{seam} (ZS-Q1 v1.0 §5.3, ZS-A4 v1.0 §3–4). PASS: $u_{seam} \approx 0$ within statistical tolerance. FAIL: $u_{seam} = O(1) \rightarrow$ Z-mediator non-functional.

KS-3 (Direct Path Detection): (1) Detune Z by $> 10\Gamma$ (OFF). (2) Pulse Y. (3) Monitor X. PASS: $A_X(\text{Z-OFF}) <$ noise floor. FAIL: non-Z coupling exists → architecture rejected.

KS-4 (Leakage Counting): Code-subspace projector $P_{code} = \Sigma_{j=0}^{10} |j\rangle\langle j|$, rank-11 on $\mathbb{C}^{16}$. $p_{leak} = 1 - \mathrm{Tr}(P_{code}\, \rho\, P_{code})$. Phase-dependent: Phase 1 (feasibility only), Phase 2 ($p_{leak} < 5\%$), Phase 3 ($p_{leak} < 1\%$).

ID	Name	Trigger	Consequence
KS-1	X–Y Parasitic	$g_{XY} > 1\%$ (Z-OFF test)	Immediate design rejection
KS-2	Z-Seam Collapse	$u_{seam} = O(1)$	Z non-functional
KS-3	Direct Path (Z-OFF)	$A_X(\text{Z-OFF}) >$ noise floor	Architecture rejected
KS-4	Leakage (Track B/D)	$p_{leak} > 1\%$	INVALID_PROTOCOL

§9. Platform Comparison

9.1 Paradigm Comparison

Feature	IBM/Google	Microsoft	IonQ	Z-Spin TDC
Qubit type	Transmon (d=2)	Topological (d=2)	Trapped ion (d=2+)	Qutrit (d=3)
Noise strategy	Error correction	Topological protection	Vacuum isolation	Geometric suppression
Phys:logical ratio	~1000:1	~10:1 (proj.)	~100:1	TBD
Environment role	Fight decoherence	Topological gap	Isolation	Engineered reservoir (Y)
Design principle	Empirical optimization	Non-abelian anyons	Electromagnetic traps	L_XY = 0 theorem
Operating temp	15 mK	~20 mK	Room (trap), cold (ion)	0.3–3 K (HYPOTHESIS)

HONESTY: Engineering parameters (fabrication tolerances, coupling strengths) ARE new parameters. L_XY = 0 provides geometric NOISE SUPPRESSION, not error correction. Error correction requires syndrome measurement and active feedback, which Z-Spin does not inherently provide.

9.2 Co-Design Convergence

Z-Spin's X/Z separation mirrors the superconducting co-design trend: separating data qubits from coupler modes. Critical difference: existing architectures achieve separation approximately (engineered coupling). Z-Spin provides it exactly (L_XY = 0 theorem) as a design target. The hardware approximates this exactness to within pre-registered tolerance. This is NOT a claim of superiority. It is a claim of principled design: the architecture's topology is determined by proven mathematics, not by empirical optimization. Whether this translates to practical advantage is an experimental question answered by Tracks A–D.

§10. Honest Limitations

(L1) Room temperature operation is HYPOTHESIS. Conservative: 0.3–3 K.

(L2) Single-cell Page typicality moderate (d_Y/d_X = 2). Multi-cell improves exponentially.

(L3) Multi-cell bus engineering adds ~10 dB loss per Z–Z coupling.

(L4) SU(3) gates 2–5× higher error than SU(2) on current hardware.

(L5) Bi_2Te_3 bulk carrier problem. Mitigation: Sn doping, Bi_2Te_2Se.

(L6) Verification (52/52) confirms math, not hardware effect sizes.

(L7) IRE surrogate zeros show non-convergence. Zero-correspondence is CONJECTURAL.

(L8) Material → sector mapping is ANALOGICAL, not derived. BLG = X because dim = 3, not because the action mandates BLG.

(L9) The TI transfer function T(ω) is NOT the geometric impedance A = 35/437. Calibration claim WITHDRAWN.

(L10) This paper provides TRANSLATION, not derivation of hardware.

(L11) 4-qubit embedding cannot achieve KS-4 PASS even with DRAG+DD at 3 primes (p_leak ~ 2%). Phases 1–2 of Track D are feasibility studies only.

(L12) IRE operates in evaluation-mode only. The Q=11 operator is a spectral DETECTOR but NOT a LOCATOR. Zero-finding capability is OPEN.

(L13) Cohen's d saturates at d_max ≈ 3.34 for Q=11. d_max(Q) is currently unknown.

§11. Falsification Registry

11.1 Theoretical Falsification Gates

ID	Condition	Timeline	Confidence
F-QC1	BLG QD does NOT produce 3-level valley system	2026–2028	HIGH
F-QC2	Bi_2Te_3 Z_2 protection fails at T > 4 K	2027–2029	HIGH
F-QC3	Measured coupling κ_XZ^2 deviates from A/Q by > 50%	2028–2030	MEDIUM
F-QC4	τ_D/τ_Penrose ≠ 12.49 ± 20% in interferometry	2028–2032	HIGH
F-QC5	No measurable coherence at T > 4 K	2027–2029	MEDIUM

11.2 Operational Kill-Switches

ID	Condition	Outcome
KS-1	X–Y cross-talk > 1% (Z-OFF test)	Immediate design rejection
KS-2	u_seam = O(1) or NC failure	Z-mediator rejected
KS-3	A_X(Z-OFF) > noise floor	Architecture rejected
KS-4	p_leak > 1% (Track B/D)	INVALID_PROTOCOL

11.3 IRE-Specific Gates

F-QS3 TRIGGERED: Surrogate zero positions do NOT converge to Riemann zeros (MAD ≈ 2.0 at all P_max up to 2000). Track D redefined as evaluation-mode discrimination. NEW: F-QS8 (d < 1.0 at P_max ≥ 200: NOT TRIGGERED, d=1.63), F-QS9 (permutation p > 0.05: NOT TRIGGERED, p<0.0001), F-QS10 (d monotonicity violated: NOT TRIGGERED, d↑).

ID	Condition	Source
F-QS1	Mirror-adjointness $\varepsilon_J > 10^{-2}$ on σ = 1/2	ZS-QS v1.0 §4
F-QS2	Spectral discrimination d < 0.2 at P_max > 500	ZS-QS v1.0 §6

F-QS3	Surrogate zeros systematically diverge at P_max > 1000	ZS-QS v1.0 §6
F-QS4	4-qubit gate compilation leakage > 5%	ZS-QS v1.0 §7

11.4 Protocol-Level Gates (from ZS-A4 v1.0)

ID	Condition	Experiment
F-A4.1	FAIL_EQUIVALENT on E1 (u_seam)	First hardware run
F-A4.2	NC1 fails (random involution indistinguishable)	Same batch
F-A4.3	NC3 fails (shuffle destroys signal)	Same batch
F-A4.4	NC4: p_leak > 1% on hardware	Same batch

§12. Verification Suite Results [52/52 PASS]

Category	Tests	Pass	Key Result
[A] Foundations	6	6/6	Q=11, A=35/437, sectors
[B] Block Laplacian	3	3/3	L_XY = 0, Schur complement
[C] Incidence Matrix	3	3/3	1000/1000 valid topologies
[D] CPTP Channel	3	3/3	Completeness 10^{-12}
[E] Decoherence	4	4/4	τ_D/τ_P = 12.49, Lindblad Γ
[F] Kill-Switches	5	5/5	All 4 KS functional + margins
[G] Track Compatibility	4	4/4	A/B/C/D viable
[H] Anti-Numerology	2	2/2	p < 0.05%
[I] Cross-Paper	5	5/5	ZS-F1,F2,F5,Q1,QS,A4
[J] IRE Integration	6	6/6	W_p, J-compat, d table, dual structure, d(σ)
[K] Parasitic (H-MVP1)	2	2/2	ΔSchur < 1% at ε=1%
[L] Bayesian (H-MVP5)	2	2/2	ΔBIC = 6.34
[M] Epistemic Honesty	5	5/5	Removed claims, limitations, alternatives
[N] Leakage	2	2/2	Phase 1–3 budget verified
TOTAL	52	52/52	100% PASS

12.1 Bayesian Model Comparison

M_1 (Z-Spin): 0 free params, $\chi^2 = 1.70$ (5 predictions within 1.3σ). M_2 (Random): 5 free params, $\chi^2 = 0$ by construction. ΔBIC = 6.34. Strong evidence for Z-Spin (Kass & Raftery 1995: ΔBIC > 6).

§13. Development Priority Order

1. Track B first (2026–2027): u_seam + NC1–NC5 on IBM/Google 4-qubit. Fastest kill-or-survive gate.

2. Track A parallel (2026–2028): Encode Q=11 natively in trapped-ion qudit. MUB tomography, J-parity post-selection. β-function convergence on 72-qubit lattice.

3. Track D (2027–2028): IRE spectral algorithm on 4-qubit register. Surrogate zero detection, Cohen's d on real hardware. First quantum implementation of Z-Spin transfer operator.

4. Track C if A+B+D survive (2028–2031): Fabricate BLG-QD / Bi_2Te_3 / CNT heterostructure. Test 4 kill-switches. Measure τ_D.

5. Nanosphere interferometry (2028–2032): Gold nanospheres (10^9 amu). Model-discriminating: τ_D/τ_Penrose = 12.49 vs Penrose (1.0) vs GRW (adjustable).

§14. Conclusion

We have presented the Z-Spin Quantum Architecture — a systematic translation of proven mathematical structure into falsifiable hardware design specifications. The block Laplacian theorem (L_XY = 0, PROVEN) is translated into three material-independent hardware axioms: H1 (sector isolation < 1%), H2 (Z-mediated control), and H3 (directional flow). A candidate implementation using BLG quantum dots (X), Bi_2Te_3 topological insulator (Z), and C_{60}/CNT phonon reservoir (Y) is identified alongside alternatives for every sector, ensuring the architecture survives even if all current candidates fail.

The paper integrates four quantum applications: the Inverse Riemann Engine (ZS-QS v1.0), lattice gauge simulation (ZS-Q4 v1.0), parameter-free decoherence prediction τ_D/τ_Penrose = 12.49 (ZS-Q1 v1.0), and seam-witness protocols (ZS-A4 v1.0). A four-track experimental roadmap (B → A → D → C) with four operational kill-switches (KS-1 through KS-4) provides binary pass/fail engineering gates. Track D is restructured as a 3-Phase evaluation-mode plan following the Dual Structure Discovery: the Q=11 operator is a spectral DETECTOR but NOT a positional LOCATOR. The verification suite confirms 52/52 PASS across 14 categories. All constants are locked from prior papers; zero new theoretical constants are introduced. ΔBIC = 6.34 provides strong Bayesian evidence for the Z-Spin framework. Hardware design is covered in ZS-QH v1.0; algorithm design in ZS-QS v1.0.

Acknowledgements & Code Availability

Acknowledgements. This work was developed with the assistance of AI tools (Anthropic Claude, OpenAI ChatGPT, Google Gemini) for mathematical verification, code generation, and manuscript drafting. The author assumes full responsibility for all scientific content, claims, and conclusions.

Code Availability. The verification suite is publicly available as verify_ZS_QC_v1_0.py. Dependencies: Python ≥ 3.9, NumPy, SciPy, mpmath (≥50-digit precision for exact rational arithmetic), python-docx (for document audit). Execution: python3 verify_ZS_QC_v1_0.py ZS-QC_v1_0.docx. Expected output: 52/52 PASS with exit code 0. The suite performs both numerical verification (block Laplacian, CPTP channel, Schur complement, Bayesian model comparison, IRE integration, leakage analysis) and document audit (section structure, version consistency, epistemic status legend compliance, word count preservation). Machine-readable results are saved to results_ZS_QC_v1_0.json.

Appendix A: |I_h| = 120 = Q² − 1 (Structural Observation)

The icosahedral group I_h has order 120. The dimension of su(Q) = su(11) is $Q^2 - 1 = 120$. These are identical. This is a mathematical fact connecting Y-sector polyhedron symmetry to qudit symmetry

algebra dimension. [STATUS: STRUCTURAL INSIGHT] Exact identity. Physical necessity not yet established.

Appendix B: Cross-Reference Table

Paper	Content	Direction	Status
ZS-F1 v1.0	Action S, L_XY=0	Input	PROVEN
ZS-F2 v1.0	A=35/437, polyhedra	Input	LOCKED
ZS-F5 v1.0	Q=11, (Z,X,Y)=(2,3,6)	Input	PROVEN
ZS-S1 v1.0	Block Laplacian, β-function	Input	PROVEN
ZS-M3 v1.0	J involution	Input	PROVEN
ZS-M4 v1.0	Transfer operator, Cohen's d	Input (via ZS-QS)	DERIVED
ZS-Q1 v1.0	CPTP, τ_D, Born rule	Input	DERIVED
ZS-Q4 v1.0	Lattice gauge, TO convergence	Input	TESTABLE
ZS-QS v1.0	IRE algorithm, surrogate zeros	Input	CONJECTURAL
ZS-A4 v1.0	u_seam, Track A/B, NC1–NC5	Shared	CONSISTENT
ZS-M6 v1.0	Heat kernel, leakage bounds	Input	VERIFIED

References

Internal

[ZS-F1–F5] K. Kang, Foundations Theme, Z-Spin Cosmology (v1.0, 2026).
[ZS-M1–M7] K. Kang, Mathematical Spine, Z-Spin Cosmology (v1.0, 2026).
[ZS-S1–S6] K. Kang, Standard Model Theme, Z-Spin Cosmology (v1.0, 2026).
[ZS-Q1–Q7] K. Kang, Quantum Mechanics Theme, Z-Spin Cosmology (v1.0, 2026).
[ZS-A1–A6] K. Kang, Astrophysics Theme, Z-Spin Cosmology (v1.0, 2026).
[ZS-QH] K. Kang, Z-Spin Quantum Hardware Architecture, Z-Spin Cosmology (v1.0, 2026).
[ZS-QS] K. Kang, Inverse Riemann Engine, Z-Spin Cosmology (v1.0, 2026).
[ZS-M6] K. Kang, Block-Laplacian Spectral Verification, Z-Spin Cosmology (v1.0, 2026).
[ZS-T3] K. Kang, Z-Sim: A Zero-Free-Parameter Forward Simulator, Z-Spin Cosmology (v1.0, 2026).

External

[1] W. K. Wootters and B. D. Fields, "Optimal state-determination by mutually unbiased measurements," Ann. Phys. 191, 363 (1989).
[2] D. L. Denisov et al., "Long-lived valley states in bilayer graphene quantum dots," Nat. Nanotech. 20, 494 (2025).
[3] R. Garreis et al., "Long-lived spin-valley states in bilayer graphene," Nat. Phys. (2024).
[4] H. Zhang et al., "Topological insulators in Bi_2Se_3, Bi_2Te_3 and Sb_2Te_3," New J. Phys. 12, 065013 (2010).
[5] H. Zareapour et al., "Proximity-induced high-temperature superconductivity in topological insulators," Nat. Commun. (2012).
[6] J. J. Thomson, "On the structure of the atom," Phil. Mag. Ser. 6, 7, 237 (1904).
[7] Microsoft Azure Quantum, "Progress toward a topological qubit," Microsoft Research Blog (2025). [Online; accessed 2026].
[8] D. N. Page, "Average entropy of a subsystem," Phys. Rev. Lett. 71, 1291 (1993).
[9] R. Penrose, "On gravity's role in quantum state reduction," Gen. Relativ. Gravit. 28, 581 (1996).
[10] A. Bassi et al., "Models of wave-function collapse, underlying theories, and experimental tests," Rev. Mod. Phys. 85, 471 (2013).
[11] R. E. Kass and A. E. Raftery, "Bayes factors," J. Am. Stat. Assoc. 90, 773 (1995).
[12] A. Yu. Kitaev, "Fault-tolerant quantum computation by anyons," Ann. Phys. 303, 2–30 (2003).
[13] A. Yu. Kitaev, "Unpaired Majorana fermions in quantum wires," Phys.-Usp. 44, 131 (2001).

[14] F. Motzoi et al., "Simple pulses for elimination of leakage," Phys. Rev. Lett. 103, 110501 (2009).
[15] D. Suter and G. A. Alvarez, "Protecting quantum information against environmental noise," Rev. Mod. Phys. 88, 041001 (2016).

Version History

v1.0 (March 2026): Initial public release. (Consolidated from internal Z-Spin Collaboration research notes up to v3.3.0)

Internal development notes consolidated in v1.0: (C-1) Title reframed from 'Hardware Architecture' to 'Quantum Architecture: From Proven Mathematics to Falsifiable Hardware Design' for honest translational framing. (C-2) T(ω) = A calibration DELETED from §3.3.2 — numerology risk: material transfer function ≠ geometric impedance. (C-3) Materials reframed as CANDIDATES with alternatives listed; derivation language replaced by translation language. (C-4) 'Attenuation A = 35/437' in gate design replaced by 'target ~8% attenuation' as engineering parameter, not fundamental constant. (C-5) NEW §3: Abstract Hardware Axioms added as material-independent specification, separating theory from implementation. (C-6) NEW Track D: IRE spectral algorithm added from ZS-QS, representing strongest new QC application. (C-7) Platform comparison: removed 'zero new constants' and 'geometric error correction' claims for honest framing. (C-8) NEW L8–L10: analogical mapping limitations added for epistemic completeness. (C-9) τ_D section compressed to 1-paragraph reference to avoid duplication with ZS-Q1. (C-10) Verification suite revised: 54 → 48 (removed trivial dim-match, added IRE tests) → 52 (added leakage + dual-structure tests). (C-11) Track D restructured as 3-Phase plan (§7.3) due to KS-4 leakage crisis: 4-qubit p_leak > 90% at 25 primes. (C-12) KS-4 protocol updated with phase-dependent DRAG+DD requirements from quantitative leakage analysis. (C-13) Cohen's d references updated: P_max-dependent table from ZS-QS Dual Structure Discovery. (C-14) Track D redefined as evaluation-mode (not zero-finding) after surrogate zero positional convergence FAILED. (C-15) IRE falsification registry updated: F-QS3 TRIGGERED; F-QS8–10 added. (C-16) NEW L11–L13: leakage + dual-structure limitations added for honest reporting. (C-17) Verification suite 48→52 with leakage + dual-structure tests. (C-18) Header changed from 'Zero New Theoretical Constants' to 'All Constants Locked from Prior Papers' per reviewer feedback distinguishing theoretical vs engineering constants. No physics changed across any internal revision.

Z-Sim cross-reference (March 2026): All 8 closure parameters of the Z-Spin forward simulator are now DERIVED from A = 35/437 and (Z,X,Y) = (2,3,6). See ZS-Q7 v1.0 §5.8 (mediation rates), ZS-M3 v1.0 §12 (phase gate), ZS-T3 v1.0. Zero free parameters.